rd -order two-path Continuous-Time Time-Interleaved (CTTI) delta-sigma modulator which is implemented in standard 90nm CMOS technology. The architecture uses a novel method to solve the delayless feedback path issue arising from the sharing of integrators between paths. The clock frequency of the modulator is 320MHz but integrators, quantizers and DACs operate at 160MHz. The modulator achieves a dynamic range of 12 bits over a bandwidth of 10MHz and dissipates only 28mW of power from a 1.8-V supply.
I. INTRODUCTION The rapid growth of the portable communication device markets such as audio systems and consumer electronics has led to an increasing demand for A DC designs with bandwidths up to
and medium resolutions of 10 to 12 bits [1] . In this paper we present an A DC which has potential to operate at high sampling rate with medium resolution. [2] , a maximum sampling rate of 300-400MHz is indeed feasible [3] .
The signal bandwidth ΔΣ modulators can deal with is narrow and restricted by the OverSampling Ratio (OSR) and technology deployed. The maximum achievable sampling rate in Discrete-Time (DT) ΔΣ modulators which are implemented using Switched-Capacitor (SC) techniques, is approximately 100-200MHz [1] but for Continuous-Time (CT) ΔΣ modulators which are implemented through the use of active-RC or gm-c filters
By using the time-interleaving technique and M interconnected parallel modulators that are working concurrently, the effective sampling rate and the OSR becomes M times the clock rate and the OSR of each modulator respectively [4] , [5] , [6] . It 
II. DERIVATION OF TIME-INTERLEAVED ΔΣ MODULATOR
The 3 rd -order two-path Discrete-Time Time-Interleaved (DTTI) ΔΣ modulator is derived directly from the time domain node equations of the conventional DT ΔΣ modulator as shown in Figure 1 . The general method was described in detail in [7] . It is assumed that the DA C in the feedback loop is ideal ( (1) and (2) are derived as follows: 
c) The DTTI ΔΣ modulator which is shown in Figure 2 is derived directly from the time domain equation sets (1) 
and (3).

A. Delayless Feedback Path Issue in TI ΔΣ Modulators
In order to save power, silicon area and to eliminate the instability arising from DC offset mismatch of the individual integrator sets in multi-path TI ΔΣ modulators, one set of integrators is shared between paths but it causes a problem which is called the "delayless feedback path" problem. In DTTI ΔΣ modulator which is shown in Figure 2 and expressed by equation (1.c) Figure 3 . Quantizer Q1 quantizes the signal ( ) as follows:
in which ( ) (the input of quantizer Q1) is directly linked to ( ). This means that the output of the second quantizer (Q2) is connected to the input of another quantizer (Q1) without any delay [8]. The novel method proposed in this paper resolves this issue and is based on an error correction technique. W e intentionally induce an error in the analog domain through the use of the output of DA C2 as shown in
Equation (5) is derived by substituting (1.c) into (4):
The output of DA C2 is used in (6) and equation (5) is rewritten as:
The output of Q1 is called ( ) in (7):
As stated in (7), ( ) (the output of Q1) requires to be corrected before it is applied to the input of DA C1; otherwise it causes instability in the modulator as it will change the modulators dynamics by increasing its order. A first order differencer block (1 − ) is used to perform this correction as described in (9) . The proposed 3 rd -order two-path DTTI ΔΣ modulator with shared integrator is shown in Figure 3 .
B. Derivation of CTTI ΔΣ Modulator
The CTTI ΔΣ modulator equivalent of the DTTI ΔΣ modulator of Figure 3 can be obtained in three steps as follows: The first step is to determine the DT loop filters of the DTTI ΔΣ modulator. The second step is to convert the DT loop filters into equivalent CT loop filters by using the impulse-invariant transformation [1] , [4] , [6] . The third step is to convert the modulator into a 3 rd order CTTI ΔΣ modulator as shown in The output spectrum of this CTTI ΔΣ modulator is compared with the conventional DT and the DTTI ΔΣ modulators in Figure 5 . The output spectra of the DTTI and CTTI ΔΣ modulators are the same and their in-band noise are shaped more than the conventional DT ΔΣ modulator. The SNDRs of the conventional DT, the DTTI and CTTI ΔΣ modulators are 57.50dB, 78.47dB and 78.54dB respectively. Therefore in this particular case, the SNDRs of the timeinterleaved ΔΣ modulators are improved by 21dB. As can be seen in Figure 5 , non-idealities have not been included in this comparison.
IV . CIRCUIT DESIGN AND SIMULATION
The modulator circuit has been designed using the 90nm CMOS TSMC technology with the supply voltage of 1.8-V . Figure 6 shows The output spectrum obtained from the circuit simulation at TT corner and 27'C temperature is shown in Figure 8 . From the output spectrum shown in Figure 8, [9] . The results obtained from the circuit simulation confirm that the theory behind the proposed method works very well without any degradation in the output performance.
